



| | | | | | | | | | | |
|------------|-----|------|------|-----|-----|-----|-----|-----|------|------|
| PIN | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| CONNECTION | VDD | VSS | V0 | DB0 | DB1 | DB2 | DB3 | DB4 | DB5 | DB6 |
| PIN | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
| CONNECTION | DB7 | /CS1 | /CS2 | RST | R/W | RS | E | VEE | LEDA | LEDK |



LCD-AG-128064H-.....

| | | | | | | | | | | |
|------------|-----|------|------|-----|-----|-----|-----|-----|------|------|
| PIN | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| CONNECTION | VDD | VSS | V0 | DB0 | DB1 | DB2 | DB3 | DB4 | DB5 | DB6 |
| PIN | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
| CONNECTION | DB7 | /CS1 | /CS2 | RST | R/W | RS | E | VEE | LEDA | LEDK |



| No. | Symbol | Function |
|------|--------|--|
| 1 | VDD | Power supply for logic(+5v) |
| 2 | VSS | Power supply for logic (GND) |
| 3 | VLCD | Power supply for LCD |
| 4-11 | D0—D7 | 8 bit Data-bus |
| 12 | /CS1 | Chip select for half-right screen |
| 13 | /CS2 | Chip select for half-left screen |
| 14 | RST | Reset Signal, low level of RET is for reset |
| 15 | R/W | Read/Write R/W =high Data of DB0~DB7 can be read by CPU. R/W =low Data of DB0~DB7 can be written into LCD driver IC at the falling edge of E when CS1 and CS2 is high. |
| 16 | RS | Data/Instruction RS =high Indicates that data of DB0~DB7 is display data. RS =low Indicates that data of DB0~DB7 is instruction |
| 17 | E | Enable When write(R/W=low) Data of DB0~DB7 is latched at the fall of E When read(R/W=high) Data is read while E is at high level. |
| 18 | VEE | Output of supply negative voltage by the DC-DC converter on the board |
| 19 | LEDA | Power supply for backlight(+5.0V) |
| 20 | LEDK | Power supply for backlight(0V) |